Avalon State Sequencer Reference Design
The Altera® State Sequencer is a small-footprint SOPC Builder component that provides functionality for fast switching of a large number of signals external to the Avalon™ system in a completely deterministic manner, with zero-latency response to inputs.
|
Avalon MicroSequencer Reference Design
The Altera Avalon MicroSequencer is a high-speed, low logic element (LE)-usage Avalon master with 32-bit data and address buses that employs a minimal instruction set to perform Avalon bus transfers as well as simple calculations. It can be used to control, initialize, and service peripherals in an Avalon system in applications that require extremely deterministic behavior.
|
Video and Image Processing Example Design
The Altera® Video and Image Processing (VIP) Example Design demonstrates dynamic scaling and clipping of a standard definition video stream in either National
Television System Committee (NTSC) or phase alternation line (PAL) format and
picture-in-picture mixing with a background layer. The video stream is output in high
definition resolution (1024×768) over a digital video interface (DVI).
|
Triple Speed Ethernet Data Path Reference Design
The Altera® Triple Speed Ethernet (TSE) data path reference design
provides a sample SOPC Builder system using the Altera TSE MegaCore® function with two serial transceivers. This reference design demonstrates
the operation of the Altera TSE MegaCore function up to the maximum wire-speed performance in hardware. The design enables you to evaluate the TSE MegaCore function for integration into Altera FPGA designs.
|
Serial Digital Interface Demonstration
The serial digital interface (SDI) demonstration for the Stratix® II GX video development board uses two instances of the Altera® SDI MegaCore® function. The Stratix II GX video development board is part of the Audio Video Development Kit, Stratix II GX Edition.
|